EENG 2910
Digital Systems Design

Syllabus (Fall 2007)


Syllabus
Notes/Tutorial
Assignments
Projects
Links
Photo Gallery




Instructor : Yomi Adamo - B 238
Phone : 940-891-6874, yomi@unt.edu
Class Hours : Mon. 9:30 AM - 12:20 PM
Office Hours : Mon & Weds 1:00 PM - 2:00 PM
Teaching Assistant : TBD
Office Hours :TBD
Prerequisite : Digital Logic Design (EENG 2710)

Course Description

This is a Project-Oriented course which means it will consist of hands-on assignments. You will design, implement, and test digital circuits and systems using programmable logic devices and discrete components such as 74LSxx series. You will be assigned two mini-projects and one major project. The projects will involve using a library of discrete parts, such as simple logic gates, muxes, and ALU's to build more complex systems. You will learn how to realize large digital systems, bringing your designs from a technical specification to gate level circuitry using modern CAD tools and then programming the design into an FPGA. The Xilinx Foundation System which is a powerful state-of-the art CAD tool for designing and implementing digital systems on Field Programmable devices (FPGA or CPLDs) will be used for implementation your design.

Reference Textbook

Fundamentals of Digital Logic with VHDL Design, 2nd Ed., Stephen Brown and Zvonko Vranesic, McGraw Hill Science/Engineering/Math, 2004, ISBN: 0072499389.

Course Objectives

The main objectives of the course are to facilitate the students to achieve the highest levels in the Bloom's 6-level Learning Taxonomy so that they, at the end of the course, will be able to-

Know what the system requirements are.

Comprehend what the verbal statements on requirements mean by proper requirements analysis.

Apply the knowledge of digital logic to make a feasibility study and use-case (scenario) analysis to obtain a mapping of the requirements onto system functions.

Analyze the given digital system and decompose it into logical blocks involving both combinational and sequential circuit elements.

Synthesize a given system starting with problem requirements, identifying and designing the building blocks, and then integrating blocks designed earlier

Validate the system functionality and evaluate the relative merits of different designs.

Learning Outcome

Students will:

1. Learn how to apply digital system design concepts and methodology through hands-on projects.

2. Design combinational and sequential digital systems from verbal or written descriptions that will be able to perform specific function.

3. Learn VHDL to write proper coding for digital systems, and synthesize the systems with practical hardware elements.

4. Analyze results of logic and timing simulations and use the results to debug digital systems.

5. Develop skills and techniques needed in using state-of the art tools such as such as Xilinx FPGA Synthesis Tools and Xilinx ISE foundation for system implementation.

6. Learn how to use discrete components such as 74LSxx series to implement sequential circuits, while concurrently learning how to read and interpret data sheets.

7. Learn how to use testing equipments such as oscilloscope and logic analyzer for circuit verification.

Attendance Policy

A perfect attendance is recommended for those aspiring to get good grades because there will be constant evaluation of skills.

Grading Policy

Mini-project with discrete components: 30,

Main Project in VHDL: 70 (VHDL Skills: 15 + Design & Test Skills: 30 + Documentation 10 + Defense: 15).

Topic (Tentative)
  1. Introduction to project III

  2. Introduction to VHDL -Intro to VHDL

  3. Introduction to simple processor I

  4. Introduction to Xilinx design tools – software and hardware -xilinx-vhdl

  5. Combinational logic design with VHDL-combinational

  6. Sequential logic design with VHDL-sequential

  7. Introduction to simple processor II

  8. State Machine design with VHDL-Control Unit as a Finite State Machine

  9. System design with emphasis on modularity

  10. Memories

  11. How to Write Reports-Report Writing

-----------------------